

Reinforced Isolation Dual-Channel Gate Driver

Features

- General: dual channel low side, dual channel high side or half-bridge driver
- Junction temperature range: -40°C to 125°C
- Up to 4-A peak source and 6-A peak sink output
- 3V to 5.5V VCCI working range, can be connected digital and analog controller
- CMTI greater than 150 kV/us
- Isolated layer life > 40 years
- TLL and CMOS compatible
- Up to 30V VDD output drive voltage
 - 9V and 13V VDD UVLO option
- Switching parameters:
 - 40 ns typical propagation delay
 - 25 ns minimum pulse width
 - 5 ns maximum delay matching
 - 9 ns maximum pulse-width distortion
- Programmable overlap and dead time
- Suppress input pulses and noise transients $< 25\text{ns}$
- Fast disable the power sequence
- Safety-related certifications:
 - 8000- V_{PK} reinforced isolation per DIN V VDE V 0884-11:2017-01
 - 5700- V_{RMS} isolation for 1 minute per UL 1577
 - CSA certified in accordance with IEC 60950-1 and IEC 62368-1, IEC 61010-1 and IEC 60601-1 terminal equipment standards
 - CQC certification per GB4943.1-2011 (Planned)
- Applied in SOW14 / SOW16 / SOP16 packages

Application

- HEV and EV battery chargers
- Isolated converters in AC-to-DC and DC-to-DC power supplies
- Motor drives and inverters
- LED lighting

- Sensor heating
- Uninterruptible power supply (UPS)

Description

The CMT8602X device is an isolated dual channel gate driver with programmable dead time and wide temperature range. This device exhibits consistent performance and robustness under extreme temperature conditions. It is designed with 4-A peak- source and 6-A peak-sink current to drive 2MHz power MOSFET, IGBT, and SIC MOSEFT, which owns character of first-class propagation delay and pulse width distortion.

The input side is isolated from the two output drivers by a 5.7 kV_{RMS} isolation barrier, with 150 kV/us common-mode transient immunity (CMTI). Internal functional isolation between the two side drives, supports operating voltages up to 1500V_{DC}.

The CMT8602X can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver. The disabled pins close the 2 outputs simultaneously when it is set to high level, while operates the device at open or grounded state. As a fail-safe mechanism, the primary side logic failure forces both outputs to be low.

Ordering Information

Part No.	Package	Minimum Order Quantity
CMT8602X-K	SOW14	1000
CMT8602X-W	SOW16	1000
CMT8602X-N	SOP16	3000

Table of Contents

Features	1
Application	1
Description	1
1 Specifications	4
1.1 Recommended Operating Ratings	4
1.2 Absolute Maximum Ratings	4
1.3 ESD Ratings	5
1.4 Thermal Information	5
1.5 Power Ratings	5
1.6 Insulation Specifications	6
1.7 Safety-Related Certifications	7
1.8 Safety-Limiting Values	7
1.9 Electrical Characteristics	8
1.10 Switching Characteristics	10
1.11 Typical Characteristics	10
2 Pin Description	13
3 Parameter Measurement Information	15
3.1 Minimum Pulses	15
3.2 Propagation Delay and Pulse Width Distortion	15
3.3 Rising and Falling Time	16
3.4 Input and Disable Response Time	16
3.5 Programmable Dead Time	17
3.6 Power-up UVLO Delay to OUTPUT	17
3.7 CMTI Testing	18
4 Function Description	18
4.1 Function Overview	18
4.2 Functional Block Diagram	19
4.3 Feature Description	20
4.3.1 VDD, VCCI, and Under Voltage Lock Out (UVLO)	20
4.3.2 Input and Output Logic Table	21
4.3.3 Input Stage	21
4.3.4 Output Stage	22
4.4 Device Functional Modes	22
4.4.1 Disable Pin	22
4.4.2 Programmable Dead Time (DT) Pin	22
5 Application and Implementation	24
5.1 Application Information	24
5.2 Typical Application	24
6 Power Supply Recommendations	24
7 PCB Layout	25
7.1 Layout Guidelines	25
7.1.1 Component Placement Considerations	25

7.1.2	Grounding Considerations	25
7.1.3	High Voltage Considerations.....	25
7.1.4	Thermal Considerations.....	25
7.2	Layout Example.....	26
8	Ordering Information	27
9	Packaging Information.....	28
10	Revise History.....	31
11	Contacts	32

HOPERF Confidential

1 Specifications

1.1 Recommended Operating Ratings

Over operating free-air temperature range (unless otherwise noted).

Table 1-1. Recommended Operating Ratings

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
VCCI Input supply voltage	V _{CCI}		3		5.5	V
Driver output bias supply	V _{DDA} , V _{DDB}	CMT8602X	9		30	V
Junction Temperature	T _J		−40		150	°C
Ambient Temperature	T _A		−40		125	°C

1.2 Absolute Maximum Ratings


Over operating free-air temperature range (unless otherwise noted).

Table 1-2. Absolute Maximum Ratings^[1]

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input bias pin supply voltage	V _{CCI} to GND		−0.3		5.5	V
Driver bias supply	V _{DDA} -V _{SSA} , V _{DDB} -V _{SSB}		−0.3		35	V
Output signal voltage	OUTA to V _{SSA} , OUTB to V _{SSB}		−0.3		V _{VDDA} + 0.3, V _{VDDB} + 0.3	V
	OUTA to V _{SSA} , OUTB to V _{SSB} , Transient for 200 ns		−2		V _{VDDA} +0.3, V _{VDDB} +0.3	V
Input signal voltage	INA, INB, DIS and DT to GND		−0.3		V _{VCCI} + 0.3	V
	INA, INB Transient for 50ns		−5		V _{VCCI} + 0.3	V
Channel to channel isolation voltage	V _{SSA} -V _{SSB}				1500	V
Junction temperature	T _J		−40		150	°C
Storage temperature	T _{stg}		−65		150	°C

Notes:

- [1]. Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.



Caution! ESD sensitive device. Precaution should be used when handling the device in order to prevent performance degradation or loss of functionality.

1.3 ESD Ratings

Table 1-3. ESD Ratings

Parameter	Symbol	Condition	Max.	Unit
Electrostatic Discharge	V_{ESD}	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ^[1]	±4000	V
		Charged-device model (CDM), per JEDEC specification JESD22- V C101 ^[2]	±1500	
Notes: [1]. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. [2]. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.				

1.4 Thermal Information

Table 1-4. Thermal Information

Parameter	Symbol	CMT8602X	Unit
		SOW16/SOW14	
Junction-to-ambient thermal resistance	$R_{\theta JA}$	97.3	°C/W
Junction-to-case (top) thermal resistance	$R_{\theta JC(top)}$	23.3	°C/W
Junction-to-top characterization parameter	ψ_{JT}	35	°C/W
Junction-to-board characterization parameter	ψ_{JB}	34	°C/W

1.5 Power Ratings

Table 1-5. Power Information

Parameter	Symbol	Condition	CMT8602X	Unit
Power dissipation	P_D	$V_{CCI} = 5.5\text{ V}$, $V_{DDA/B} = 13\text{ V}$, $I_{NA/B} = 3.3\text{ V}$, 2 MHz 50% duty cycle square wave 1.0 nF load.	1.33	W
Power dissipation by transmitter side	P_{DI}		0.01	W
Power dissipation by each driver side	P_{DA}, P_{DB}		0.66	W

1.6 Insulation Specifications

Table 1-6. Thermal Information

Parameter	Symbol	Condition	Value	Unit
External clearance ^[1]	CLR	Shortest pin-to-pin distance through air	> 8	mm
External creepage ^[1]	CPG	Shortest pin-to-pin distance across the package surface	> 8	mm
Distance through insulation	DTI	Minimum internal gap (internal clearance) of the double insulation (2 × 8.5 μm)	>30	μm
Comparative tracking index	CTI	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
Material group		According to IEC 60664-1	I	
Overvoltage category per IEC 60664-1		Rated mains voltage ≤ 600 V _{RMS}	I-IV	
		Rated mains voltage ≤ 1000 V _{RMS}	I-III	
DIN V VDE V 0884-11 (VDE V 0884-11): 2017-01 ^[2]				
Maximum repetitive peak isolation voltage	V _{IORM}	AC voltage (bipolar)	2121	V _{PK}
Maximum working isolation voltage	V _{IOWM}	AC voltage (sine wave); time dependent dielectric breakdown (TDDB), test	1500	V _{RMS}
		DC voltage	2121	V _{DC}
Maximum transient isolation voltage	V _{IOTM}	V _{TEST} = V _{IOTM} , t = 60 s (qualification) V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production)	8000	V _{PK}
Maximum surge isolation voltage ^[3]	V _{IOSM}	Test method per IEC 62368-1, 1.2/50 μs waveform, V _{TEST} = 1.6 × V _{IOSM} = 12800 V _{PK} (qualification)	8000	V _{PK}
Apparent charge ^[4]	q _{pd}	Method a, After I/O safety test subgroup 2/3. V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.2 X V _{IORM} = 2545 V _{PK} , t _m = 10 s	<5	pC
		Method a, After environmental tests subgroup 1. V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.6 X V _{IORM} = 3394 V _{PK} , t _m = 10 s	<5	
		Method b1; At routine test (100% production) and preconditioning (type test) V _{ini} = 1.2 × V _{IOTM} ; t _{ini} = 1 s; V _{pd(m)} = 1.875 * V _{IORM} = 3977 V _{PK} , t _m = 1 s	<5	
Barrier capacitance, input to output ^[5]	C _{IO}	V _{IO} = 0.4 sin (2πft), f =1 MHz	1.2	pF

Parameter	Symbol	Condition	Value	Unit
Isolation resistance, input to output ^[5]	R _{IO}	V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500 V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
Pollution degree			2	
Climatic category			40/125/21	
UL 1577				
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} = 5700 V _{RMS} , t = 60 sec. (qualification), V _{TEST} = 1.2 × V _{ISO} = 6840 V _{RMS} , t = 1 sec (100% production)	5700	V _{RMS}
Notes: [1]. Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.. [2]. This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits. [3]. Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier. [4]. Apparent charge is electrical discharge caused by a partial discharge (pd). [5]. All pins on each side of the barrier tied together creating a two-pin device.				

1.7 Safety-Related Certifications

Table 1-7. Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
DIN VDE V0884-11:2017-01 (Patents pending)	IEC 60950-1, IEC 62368-1 and IEC 61010-1 (Patents pending)	Recognized under UL 1577 Component Recognition Program (Patents pending)	GB 4943.1-2011	EN 61010-1:2010 (3rd Ed) and EN 60950-1:2006/A2: 2013 (Patents pending)
Certificate number: pending	Master contract number: pending	File number: pending	Certificate number: CQC11-471543-2022	Client ID number: pending

1.8 Safety-Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

Table 1-8. Safety-Limiting Values

Parameter	Symbol	TEST CONDITIONS	SIDE	MIN	TYP	MAX	UNIT
Safety output supply current	I _S	θ _{JA} = 97.3 °C/W, V _{VDDA/B} = 15 V, T _J = 150°C, T _A = 25°C	DRIVER A, DRIVER B			TBD	mA
		θ _{JA} = 97.3°C/W, V _{VDDA/B} = 30 V, T _J = 150°C, T _A = 25°C	DRIVER A,			TBD	mA

			DRIVER B				
Safety supply power	P_S	$R_{\theta JA} = 97.3^{\circ}\text{C/W}$, $T_A = 25^{\circ}\text{C}$, $T_J = 150^{\circ}\text{C}$	INPUT			TBD	mW
			DRIVER A			TBD	
			DRIVER B			TBD	
			TOTAL			TBD	
Safety temperature ^[1]	T_S					TBD	$^{\circ}\text{C}$

Notes:

- [1]. The maximum safety temperature, T_S , has the same value as the maximum junction temperature, T_J , specified for the device. The IS and PS parameters represent the safety current and safety power respectively. The maximum limits of I_S and PS should not be exceeded. These limits vary with the ambient temperature, T_A .

The junction-to-air thermal resistance, $R_{\theta JA}$, in the Section 1.4 table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

$T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

$T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature. $P_S = I_S \times V_I$, where V_I is the maximum input voltage.

1.9 Electrical Characteristics

$V_{VCCI} = 3.3\text{ V}$ or 5.0 V , $0.1\text{-}\mu\text{F}$ capacitor from V_{VCCI} to GND, $V_{VDDA} = V_{Vddb} = 15\text{ V}$, $1\text{-}\mu\text{F}$ capacitor from V_{VDDA} and V_{Vddb} to V_{SSA} and V_{SSB} , $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ unless otherwise noted^[1].

Table 1-9. Recommended Operating Ratings^[1]

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
SUPPLY CURRENTS						
V_{VCCI} quiescent current	I_{VCCI}	$V_{INA} = 0\text{ V}$, $V_{INB} = 0\text{ V}$		1.4	2.0	mA
V_{VDDA} and V_{Vddb} quiescent current	I_{VDDA} , I_{Vddb}	$V_{INA} = 0\text{ V}$, $V_{INB} = 0\text{ V}$		1.1	1.8	mA
V_{VCCI} operating current	I_{VCCI}	current per channel $C_{OUT} = 100\text{ pF}$ ($f = 500\text{ kHz}$)		2.0		mA
V_{VDDA} and V_{Vddb} operating current	I_{VDDA} , I_{Vddb}	current per channel $C_{OUT} = 100\text{ pF}$ ($f = 500\text{ kHz}$)		3.3		mA
VCCI SUPPLY VOLTAGE UNDERVOLTAGE THRESHOLDS						
Rising threshold	V_{VCCI_ON}		2.55	2.7	2.85	V
Falling threshold	V_{VCCI_OFF}		2.35	2.5	2.65	V
Threshold hysteresis	V_{VCCI_HYS}			0.2		V
VDD UVLO THRESHOLDS						
Rising threshold V_{VDDA_ON} , V_{Vddb_ON}	V_{VDDA_ON} , V_{Vddb_ON}		8	8.5	9	V
Falling threshold V_{VDDA_OFF} , V_{Vddb_OFF}	V_{VDDA_OFF} , V_{Vddb_OFF}		7.5	8	8.5	V

Threshold hysteresis	V_{VDDA_HYS} V_{VDDDB_HYS}			0.5		V
INA, INB AND DISABLE						
Input high threshold voltage	V_{INAH} V_{INBH} V_{DISH}		1.6	1.8	2	V
Input low threshold voltage	V_{INAL} , V_{INBL} V_{DISL}		0.8	1	1.2	V
Input threshold hysteresis	V_{INA_HYS} V_{INB_HYS} V_{DIS_HYS}			0.8		V
V_{INA} , V_{INB}	Negative transient, ref to GND, 50 ns pulse	Not production tested, bench test only	-5			V
OUTPUT						
Peak output source current	I_{OA+} , I_{OB+}	$C_{VDD} = 10 \mu F$, $C_{LOAD} = 0.18 \mu F$, $f = 1 \text{ kHz}$, bench measurement		4		A
Peak output sink current	I_{OA-} , I_{OB-}	$I_{OUT} = -10 \text{ mA}$, R_{OHA} , R_{OHB} do not represent drive pull-up performance		6		A
Output resistance at high state	R_{OHA} , R_{OHB}	$I_{OUT} = 10 \text{ mA}$, $T_A = 25^\circ\text{C}$, R_{OHA} , R_{OHB} do not represent drive pull-up performance.		5		Ω
Output resistance at low state	R_{OLA} , R_{OLB}	$I_{OUT} = 10 \text{ mA}$, $T_A = 25^\circ\text{C}$		0.55		Ω
Output voltage at high state	V_{OHA} , V_{OHB}	V_{VDDA} , $V_{VDDDB} = 12 \text{ V}$, $I_{OUT} = -10 \text{ mA}$, $T_A = 25^\circ\text{C}$		11.95		V
Output voltage at low state	V_{OLA} , V_{OLB}	V_{VDDA} , $V_{VDDDB} = 12 \text{ V}$, $I_{OUT} = 10 \text{ mA}$, $T_A = 25^\circ\text{C}$		5.5		mV
DEAD TIME AND OVERLAP PROGRAMMING						
Dead time	DT	DT pin tied to V_{CCI}	Overlap determined by INA, INB			-
		DT pin is left open, min spec characterized only, tested for outliers	0	8	15	ns
		$R_{DT} = 20 \text{ k}\Omega$	160	200	240	

Notes:

- [1]. Current direction in the testing conditions is defined to be positive into the pin and negative out of the specified terminal (unless otherwise noted)

1.10 Switching Characteristics

$V_{VCCI} = 3.3\text{ V}$ or 5.5 V , $0.1\text{-}\mu\text{F}$ capacitor from V_{VCCI} to GND, $V_{VDDA} = V_{VDDB} = 15\text{ V}$, $1\text{-}\mu\text{F}$ capacitor from V_{VDDA} and V_{VDDB} to V_{SSA} and V_{SSB} , $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$ unless otherwise noted.

PARAMETER	Symbol	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output rise time, 20% to 80% measured points	t_{RISE}	$C_{OUT} = 1.8\text{ nF}$		6	16	ns
Output fall time, 90% to 10% measured points	t_{FALL}	$C_{OUT} = 1.8\text{ nF}$		7	12	ns
Minimum input pulse width	t_{PWmin}	Output does not change the state if input signal less than t_{PWmin}		25	30	ns
Propagation delay at falling edge	t_{PDHL}	INx high threshold, V_{INH} , to 10% of the output	30	40	50	ns
Propagation delay at rising edge	t_{PDLH}	INx low threshold, V_{INL} , to 90% of the output	25	35	45	ns
Pulse width distortion	t_{PWD}	$ t_{PDLHA} - t_{PDHLA} , t_{PDLHB} - t_{PDHLB} $			9	ns
Propagation delays matching between V_{OUTA} , V_{OUTB}	t_{DM}	$f = 100\text{ kHz}$			5	ns
V_{VDDA} , V_{VDDB} Power-up Delay Time; UVLO Rise to $OUTA$, $OUTB$.	$t_{VCCI+ \text{ to OUT}}$	INA or INB tied to V_{VCCI}		100		μs
High-level common-mode transient immunity	$ CM_H $	INA and INB both are tied to V_{VCCI} ; $V_{CM}=1500\text{ V}$;		150		V/ns
Low-level common-mode transient immunity	$ CM_L $	INA and INB both are tied to GND; $V_{CM}=1500\text{ V}$;		150		

1.11 Typical Characteristics

$V_{VDDA} = V_{VDDB} = 15\text{ V}$, $V_{VCCI} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, $C_L = 0\text{ pF}$ unless otherwise noted.




Figure 1-3. Per Channel Current Consumption vs Frequency (No Load, $V_{DD} = 15\text{ V}/25\text{ V}/36\text{ V}$)




Figure 1-4. Per Channel Current Consumption ($I_{VDDA/B}$) vs Frequency (1-nF Load, $V_{DD} = 15\text{ V}/25\text{ V}/36\text{ V}$)




Figure 1-5. Per Channel Current Consumption
 $I_{VDDA/B}$ vs Frequency
 (10-nF Load, $V_{DD} = 15\text{ V}/25\text{ V}/36\text{ V}$)




Figure 1-6. I_{VCCI} Quiescent Supply Current vs Temperature
 (No Load, Input Low, No Switching)




Figure 1-7. Rising and Falling Times vs Load
 ($V_{DD} = 15\text{ V}$)




Figure 1-8. Output Resistance vs Temperature




Figure 1-9. Propagation Delay vs Temperature




Figure 1-10. Propagation Delay vs V_{CCI}




Figure 1-11. Pulse Width Distortion vs Temperature




Figure 1-12. Propagation Delay Matching t_{DM} vs V_{DD}




Figure 1-13. Propagation Delay Matching t_{DM} vs Temperature




Figure 1-14. Hysteresis (mV)




Figure 1-15. V_{DD} 13-V UVLO Threshold vs Temperature




Figure 1-16. IN/DIS Hysteresis vs Temperature




Figure 1-17. IN/DIS Low Threshold




Figure 1-18. IN/DIS High Threshold




Figure 1-19. Dead Time vs Temperature (with $R_{DT} = 20 \text{ k}\Omega$ and $100 \text{ k}\Omega$)




Figure 1-20. Dead Time Matching vs Temperature (with $R_{DT} = 20 \text{ k}\Omega$ and $100 \text{ k}\Omega$)



Figure 1-21. Typical putput waveforms

2 Pin Description




Figure 2-1. CMT8602X SOW16 Pin Arrangement




Figure 2-2. CMT8602X SOP16 Pin Arrangement




Figure 2-3. CMT8602X SOW14 Pin Arrangement

Table 2-1. CMT8602X Pin Description

Pin #			Pin Name	I/O ^[1]	Description
SOW16	SOW14	SOP16			
5	5	5	DIS	I	Disables both driver outputs if asserted high, enables if set low. It is recommended to tie this pin to ground if not used to achieve better noise immunity. Bypass using a ≈ 1 -nF low ESR/ESL capacitor close to DIS pin when connecting to a μ C with distance.
6	6	6	DT	I	DT pin configuration: <ul style="list-style-type: none"> Tying DT to V_{CCI} disables the DT feature and allows the outputs to overlap. Placing a resistor (R_{DT}) between DT and GND adjusts dead time according to the equation: DT (in ns) = 10 \times R_{DT} (in kΩ). HOPE recommends bypassing this pin with a ceramic capacitor, 2.2 nF or greater, close to DT pin to achieve better noise immunity.
4	4	4	GND	P	Primary-side ground reference. All signals in the primary side are referenced to this ground.
	12	14	GNDA		Side A ground terminal.
	9	9	GNDB		Side B ground terminal.
1	1	1	INA	I	Input signal for A channel. INA input has a TTL/CMOS compatible input threshold. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity.
2	2	2	INB	I	Input signal for B channel. INB input has a TTL/CMOS compatible input threshold. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity.
7		7	NC	-	No internal connection. This pin can be left floating, tied to V _{CCI} , or tied to GND.
12		12	NC	-	No internal connection.
13		13	NC	-	No internal connection.
15	13	15	OUTA	O	Output of driver A. Connect to the gate of the A channel FET or IGBT.
10	10	10	OUTB	O	Output of driver B. Connect to the gate of the B channel FET or IGBT.
3	3	3	VCCI	P	Primary-side supply voltage. Locally decoupled to GND using a low ESR/ESL capacitor located as close to the device as possible.
8	8	8	VCCI	P	This pin is internally shorted to pin 3. Preference should be given to bypassing pin 3-4 instead of pins 8-4.
16	14	16	VDDA	P	Secondary-side power for driver A. Locally decoupled to V _{SSA} using a low ESR/ESL capacitor located as close to the device as possible.
11	11	11	VDDDB	P	Secondary-side power for driver B. Locally decoupled to V _{SSB} using a low ESR/ESL capacitor located as close to the device as possible.

Pin #			Pin Name	I/O ^[1]	Description
SOW16	SOW14	SOP16			
14			VSSA	P	Ground for secondary-side driver A. Ground reference for secondary side A channel.
9			VSSB	P	Ground for secondary-side driver B. Ground reference for secondary side B channel.
Notes:					
[1] P = power, I = input, O = output					

3 Parameter Measurement Information

3.1 Minimum Pulses

A typical 25-ns deglitch filter removes small input pulses introduced by ground bounce or switching transients. An input pulse with duration longer than t_{PWM} , typically 25 ns, must be asserted on INA or INB to guarantee an output state change at OUTA or OUTB. See the 2 figures below for detailed information of the operation of deglitch filter.




Figure 3-1. Deglitch Filter – Turn ON




Figure 3-2. Deglitch Filter – Turn OFF

3.2 Propagation Delay and Pulse Width Distortion

The figure below shows calculation of pulse width distortion (t_{PWD}) and delay matching (t_{DM}) from the propagation delays of channels A and B. To measure delay matching, both inputs must be in phase, and the DT pin must be shorted to V_{CC} to enable output overlap.




Figure 3-3. Delay Matching and Pulse Width Distortion

3.3 Rising and Falling Time

The figure below shows the criteria for measuring rising (t_{RISE}) and falling (t_{FALL}) time.




Figure 3-4. Rising and Falling Time Criteria

3.4 Input and Disable Response Time

The figure below shows the response time of the disable function.




Figure 3-5. Disable Pin Timing

3.5 Programmable Dead Time

Tying DT to VCCI disables DT feature and allows the outputs to overlap. Placing a resistor (R_{DT}) between DT and GND adjusts dead time according to the equation: $DT \text{ (in ns)} = 10 \times R_{DT} \text{ (in k}\Omega\text{)}$. HOPE recommends bypassing this pin with a ceramic capacitor, 2.2 nF or greater, close to DT pin to achieve better noise immunity.




Figure 3-6. Dead Time Switching Parameters

3.6 Power-up UVLO Delay to OUTPUT

Before the driver is ready to deliver a proper output state, there is a power-up delay from the UVLO rising edge to output and it is defined as $t_{V_{CCI+} \text{ to OUT}}$ for V_{CCI} UVLO (typically 50us) and $t_{V_{DD+} \text{ to OUT}}$ for V_{DD} UVLO (typically 100 us). It is recommended to consider proper margin before launching PWM signal after the driver's V_{CCI} and V_{DD} bias supply is ready. Figure 3-7 and Figure 3-8 show the power-up UVLO delay timing diagram for V_{CCI} and V_{DD} . If INA or INB are active before V_{CCI} or V_{DD} have crossed above their respective on thresholds, the output will not update until $t_{V_{CCI+} \text{ to OUT}}$ or $t_{V_{DD+} \text{ to OUT}}$ after V_{CCI} or V_{DD} crossing its UVLO rising threshold. However, when either V_{CCI} or V_{DD} receive a voltage less than their respective off thresholds, there is $<1\mu\text{s}$ delay, depending on the voltage slew rate on the supply pins, before the outputs are held low. This asymmetric delay is designed to ensure safe operation during V_{CCI} or V_{DD} brownouts.




Figure 3-7. V_{CCI} Power-up UVLO Delay

Figure 3-8. $V_{DDA/B}$ Power-up UVLO Delay

3.7 CMTI Testing

The figure below is a simplified diagram of the CMTI testing configuration.




Figure 3-9. Simplified CMTI Testing Setup

4 Function Description

4.1 Function Overview

In order to switch power transistors rapidly and reduce switching power losses, high-current gate drivers are often placed between the output of control devices and the gates of power transistors. There are several instances where controllers are not capable of delivering sufficient current to drive the gates of power transistors. This is especially the case with digital controllers, since the input signal from the digital controller is often a 3.3V logic signal capable of only delivering a few mA.

The CMT8602X is a flexible dual gate driver which can be configured to fit a variety of power supply and motor drive topologies, as well as drive several types of transistors. The CMT8602X has many features that allow it to integrate well with control circuitry and protect the gates it drives such as: resistor-programmable dead time (DT) control, disable pin, and under voltage lock out (UVLO) for both input and output supplies. The CMT8602X also holds its outputs low when the inputs are left open or when the input pulse duration is too short. The driver inputs are CMOS and TTL compatible for interfacing with digital and analog power controllers alike. Each channel is controlled by its respective input pins (INA and INB), allowing full and independent control of each one of the outputs.

4.2 Functional Block Diagram




Figure 4-1. Simplified Representation of Active Pull Down Feature

4.3 Feature Description

4.3.1 VDD, VCCI, and Under Voltage Lock Out (UVLO)

The CMT8602X has an internal under voltage lock out (UVLO) protection feature on each supply voltage between the VDD and VSS pins for both outputs. When the VDD bias voltage is lower than V_{VDD_ON} at device start-up or lower than V_{VDD_OFF} after start-up, the VDD UVLO feature holds the channel output low, regardless of the status of the input pins.

When the output stages of the driver are in an unbiased or UVLO condition, the driver outputs are held low by an active clamp circuit that limits the voltage rise on the driver outputs (illustrated in the figure below). In this condition, the upper PMOS is resistively held off by R_{HI_Z} while the lower NMOS gate is tied to the driver output through R_{CLAMP} . In this configuration, the output is effectively clamped to the threshold voltage of the lower NMOS device, typically around 1.75 V, regardless of whether bias power is available.




Figure 4-2. Simplified Representation of Active PullDown Feature

The VDD UVLO protection has a hysteresis feature (V_{VDD_HYS}). This hysteresis prevents chatter when there is ground noise from the power supply. This also allows the device to accept small drops in bias voltage, which commonly occurs when the device starts switching and operating current consumption increases suddenly.

The inputs of the CMT8602X also have internal under voltage lock out (UVLO) protection feature. The inputs cannot affect the outputs unless the supply voltage VCCI exceeds V_{VCCI_ON} on start-up. The outputs are held low and cannot respond to inputs when the supply voltage VCCI drops below V_{VCCI_OFF} after start-up. Like the UVLO for VDD, there is hysteresis (V_{VCCI_HYS}) to ensure stable operation.

Table 4-1. VCCI UVLO Feature Logic

CONDITION	INPUTS		OUTPUTS	
	INA	INB	OUTA	OUTB
$V_{CCI-GND} < V_{VCCI_ON}$ during device start up	H	L	L	L
$V_{CCI-GND} < V_{VCCI_ON}$ during device start up	L	H	L	L
$V_{CCI-GND} < V_{VCCI_ON}$ during device start up	H	H	L	L
$V_{CCI-GND} < V_{VCCI_ON}$ during device start up	L	L	L	L
$V_{CCI-GND} < V_{VCCI_OFF}$ after device start up	H	L	L	L
$V_{CCI-GND} < V_{VCCI_OFF}$ after device start up	L	H	L	L

VCCI-GND < V_{VCCI_OFF} after device start up	H	H	L	L
VCCI-GND < V_{VCCI_OFF} after device start up	L	L	L	L

Table 4-2.VDD UVLO Feature Logic

CONDITION	INPUTS		OUTPUTS	
	INA	INB	OUTA	OUTB
VDD-VSS < V_{VDD_ON} during device start up	H	L	L	L
VDD-VSS < V_{VDD_ON} during device start up	L	H	L	L
VDD-VSS < V_{VDD_ON} during device start up	H	H	L	L
VDD-VSS < V_{VDD_ON} during device start up	L	L	L	L
VDD-VSS < V_{VDD_ONF} after device start up	H	L	L	L
VDD-VSS < V_{VDD_ONF} after device start up	L	H	L	L
VDD-VSS < V_{VDD_ONF} after device start up	H	H	L	L
VDD-VSS < V_{VDD_ONF} after device start up	L	L	L	L

4.3.2 Input and Output Logic Table

Assume VCCI, VDDA, VDDDB are powered up. The following table shows the operation with INA, INB and DIS and the corresponding output state.

Table 4-3. INPUT/OUTPUT Logic Table ^{[1][2]}

INPUTS		DIS	OUTPUTS		NOTE
INA	INB		OUTA	OUTB	
L	L	L	L	L	If the dead time function is used, output transitions occur after the dead time expires.
L	H	L	L	H	
H	L	L	H	L	
H	H	L	L	L	DT is programmed with R_{DT} .
H	H	L	H	H	DT pin pulled high to V_{CCI} .
Left Open	Left Open	L	L	L	
X	X	H	L	L	

Notes:

[1]. "X" means L, H or left open.

[2]. For improved noise immunity, recommend connecting INA, INB, and DIS to GND, and DT to VCCI, when these pins are not used.

4.3.3 Input Stage

The input pins (INA, INB, and DIS) of the CMT8602X is based on a TTL and CMOS compatible input- threshold logic that is totally isolated from the VDD supply voltage of the output channels. The input pins are easy to drive with logic-level control signals (such as those from 3.3-V microcontrollers), since the CMT8602X has a typical high threshold (V_{INAH}) of 1.8 V and a typical low threshold of 1 V, which vary little with temperature. A wide hysteresis (V_{INAHYS}) of 0.8 V makes for good noise immunity and stable operation. If any of the inputs are ever left open, internal pull-down resistors force the pin low. These resistors are typically 200 kΩ. HOPE recommends grounding any unused inputs.

The amplitude of any signal applied to the inputs should not exceed the voltage at the V_{CCI} pin. The CMT8602X cannot be driven from an analog controller with an output voltage greater than the V_{CCI} voltage.

4.3.4 Output Stage

The CMT8602X output stage features a pull-up structure which delivers the highest peak-source current when it is most needed during the Miller plateau region of the power-switch turn on transition (when the power switch drain or collector voltage experiences dV/dt). The output stage pull-up structure features a P-channel MOSFET and an additional pull-up N-channel MOSFET in parallel. The function of the N-channel MOSFET is to provide a boost in the peak-sourcing current, enabling fast turn on. This is accomplished by briefly turning on the N-channel MOSFET during a narrow instant when the output is changing states from low to high.

The R_{OH} parameter is a DC measurement and it is representative of the on-resistance of the P-channel device only. This is because the pull-up N-channel device is held in the off state in DC condition and is turned on only for a brief instant when the output is changing states from low to high. Therefore, the effective resistance of the CMT8602X pull-up stage during this brief turn-on phase is much lower than what is represented by the R_{OH} parameter.

The pull-down structure of the CMT8602X is composed of an N-channel MOSFET. The R_{OL} parameter, which is also a DC measurement, is representative of the impedance of the pull-down state in the device. The output voltage swings between VDD and VSS for rail-to-rail operation.




Figure 4-3. Output Stage

4.4 Device Functional Modes

4.4.1 Disable Pin

Setting the DISABLE pin high shuts down both outputs simultaneously. Grounding (or left open) the DISABLE pin allows the device to operate normally. The DISABLE response time is in the range of 40 ns and quite responsive, which is as fast as propagation delay. The DISABLE pin is only functional (and necessary) when VCCI stays above the UVLO threshold. It is recommended to tie this pin to ground if the DISABLE pin is not used to achieve better noise immunity, and it is recommended to bypass using a $\approx 1\text{nF}$ low ESR/ESL capacitor close to DIS pin when connecting DIS pin to a micro controller with distance.

4.4.2 Programmable Dead Time (DT) Pin

The CMT8602X allows the user to adjust dead time (DT) in the following ways:

4.4.2.1 Connecting a Programming Resistor between DT and GND Pins

One can program t_{DT} by placing a resistor, R_{DT} , between the DT pin and GND. The appropriate R_{DT} value can be determined from formula (1), where R_{DT} is in $k\Omega$ and t_{DT} is in ns

$$t_{DT} \approx 10 * R_{DT} \quad (1)$$

The steady state voltage at DT pin is around 0.8 V, and the DT pin current will be less than 10uA when $R_{DT}=100k\Omega$. When using $R_{DT} > 5k\Omega$, it is recommended to parallel a ceramic capacitor, 2.2nF or above, close to the chip with R_{DT} to achieve better noise immunity and better dead time matching between two channels. It is not recommended to leave the DT pin floating.

An input signal's falling edge activates the programmed dead time for the other signal. The output signals' dead time is always set to the longer of either the driver's programmed dead time or the input signal's own dead time. If both inputs are high simultaneously, both outputs will immediately be set low. This feature is used to prevent shoot-through, and it doesn't affect the programmed dead time setting for normal operation. Various driver dead time logic operating conditions are illustrated and explained in the following figure:




Figure 4-4. Input and Output Logic Relationship with Input Signals

Condition A: INB goes low, INA goes high. INB sets OUTB low immediately and assigns the programmed dead time to OUTA. OUTA is allowed to go high after the programmed dead time.

Condition B: INB goes high, INA goes low. Now INA sets OUTA low immediately and assigns the programmed dead time to OUTB. OUTB is allowed to go high after the programmed dead time.

Condition C: INB goes low, INA is still low. INB sets OUTB low immediately and assigns the programmed dead time for OUTA. In this case, the input signal dead time is longer than the programmed dead time. When INA goes high after the duration of the input signal dead time, it immediately sets OUTA high.

Condition D: INA goes low, INB is still low. INA sets OUTA low immediately and assigns the programmed dead time to OUTB. In this case, the input signal dead time is longer than the programmed dead time. When INB goes high after the duration of the input signal dead time, it immediately sets OUTB high.

Condition E: INA goes high, while INB and OUTB are still high. To avoid overshoot, OUTB is immediately pulled low. After some time OUTB goes low and assigns the programmed dead time to OUTA. OUTB is already low. After the programmed dead time, OUTA is allowed to go high.

Condition F: INB goes high, while INA and OUTA are still high. To avoid overshoot, OUTA is immediately pulled low. After some time OUTA goes low and assigns the programmed dead time to OUTB. OUTA is already low. After the programmed dead time, OUTB is allowed to go high.

5 Application and Implementation

5.1 Application Information

The CMT8602X effectively combines both isolation and buffer-drive functions. The flexible, universal capability of the CMT8602X (with up to 5.5-V V_{CCI} and 30-V V_{DDA}/V_{DDB}) allows the device to be used as a low-side, high-side, high-side/low-side or half-bridge driver for MOSFETs, IGBTs or GaN transistor. With integrated components, advanced protection features (UVLO, dead time, and disable) and optimized switching performance, the CMT8602X enables designers to build smaller, more robust designs for enterprise, telecom, automotive, and industrial applications with a faster time to market.

5.2 Typical Application

The circuit in the figure below shows a reference design with the CMT8602X driving a typical half-bridge configuration which could be used in several popular power converter topologies such as synchronous buck, synchronous boost, half-bridge/full bridge isolated topologies, and 3-phase motor drive applications.




Figure 5-1. Typical Application Schematic

6 Power Supply Recommendations

The recommended input supply voltage (V_{CCI}) for the CMT8602X is between 3 V and 5.5 V. The output bias supply voltage (V_{DDA}/V_{DDB}) ranges from 9 V to 30 V. The lower end of this bias supply range is governed by the internal under voltage lockout (UVLO) protection feature of the device. V_{DD} and V_{CCI} must not fall below their respective UVLO thresholds during normal operation. The upper end of the V_{DDA}/V_{DDB} range depends on the maximum gate voltage of the power device being driven by the CMT8602X. The recommended maximum V_{DDA}/V_{DDB} is 30 V.

A local bypass capacitor should be placed between the V_{DD} and V_{SS} pins. This capacitor should be positioned as close to the device as possible. A low ESR, ceramic surface mount capacitor is recommended. It is further suggested that one place two such capacitors: one with a value of $\approx 10 \mu\text{F}$ for device biasing, and an additional $\leq 100 \text{ nF}$ capacitor in parallel for high frequency filtering.

Similarly, a bypass capacitor should also be placed between the V_{CCI} and GND pins. Given the small amount of current drawn by the logic circuitry within the input side of the CMT8602X, this bypass capacitor has a minimum recommended value of 100 nF.

7 PCB Layout

7.1 Layout Guidelines

Consider these PCB layout guidelines in order to achieve optimum performance for the CMT8602X.

7.1.1 Component Placement Considerations

- Low-ESR and low-ESL capacitors must be connected close to the device between the V_{CCI} and GND pins and between the V_{DD} and V_{SS} pins to support high peak currents when turning on the external power transistor.
- To avoid large negative transients on the switch node V_{SSA} (HS) pin in bridge configurations, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.
- It is recommended to place the dead-time setting resistor, R_{DT} , and its bypassing capacitor close to DT pin of the device.
- It is recommended to bypass using a ≈ 1 nF low ESR/ESL capacitor, C_{DIS} , close to DIS pin when connecting to a μC with distance.

7.1.2 Grounding Considerations

- It is essential to confine the high peak currents that charge and discharge the transistor gates to a minimal physical loop area. This will decrease the loop inductance and minimize noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- Pay attention to high current path that includes the bootstrap capacitor, bootstrap diode, local V_{SSB} referenced bypass capacitor, and the low-side transistor body/anti-parallel diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode by the V_{DD} bypass capacitor. This recharging occurs in a short time interval and involves a high peak current. Minimizing this loop length and area on the circuit board is important for ensuring reliable operation.

7.1.3 High Voltage Considerations

- To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the driver device. A PCB cutout is recommended in order to prevent contamination that may compromise the isolation performance.
- For half-bridge or high-side/low-side configurations, where the channel A and channel B drivers could operate with a DC-link voltage up to $1500 V_{DC}$, one should try to increase the creepage distance of the PCB layout between the high and low-side PCB traces.

7.1.4 Thermal Considerations

- A large amount of power may be dissipated by the CMT8602X if the driving voltage is high, the load is heavy, or the switching frequency is high. Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction to board thermal impedance (θ_{JB}).
- Increasing the PCB copper connecting to V_{DDA} , V_{ddb} , V_{SSA} and V_{SSB} pins is recommended, with priority on maximizing the connection to V_{SSA} and V_{SSB} . However, high voltage PCB considerations mentioned above must be maintained.
- If there are multiple layers in the system, it is also recommended to connect the V_{DDA} , V_{ddb} , V_{SSA} and V_{SSB} pins to internal ground or power planes through multiple vias of adequate size. Ensure that no traces or copper from different high-voltage planes overlap.

7.2 Layout Example

The figure below shows a 2-layer PCB layout example with the signals and key components labeled for the SOIC-16 wide body package.




Figure 7-1. Layout Example

Notes:

1. There are no PCB traces or copper between the primary and secondary side, which ensures isolation performance.




Figure 7-2. Bottom Layer Traces and Copper (Flipped)

8 Ordering Information


Table 8-1. CMT8602X Ordering Information

Part Number	Isolation Rating (V _{RMS})	Driver side UVLO TYP.	Operating Condition	Auto-motive	Pakcage	Minimum Order Quantity
CMT8602A-W	5700	6V	-40 to 125°C	/	SOW16	1000
CMT8602A-K	5700	6V	-40 to 125°C	/	SOW14	1000
CMT8602A-N	3750	6V	-40 to 125°C	/	SOP16	3000
CMT8602B-W	5700	9V	-40 to 125°C	/	SOW16	1000
CMT8602B-K	5700	9V	-40 to 125°C	/	SOW14	1000
CMT8602B-N	3750	9V	-40 to 125°C	/	SOP16	3000
CMT8602C-W	5700	13V	-40 to 125°C	/	SOW16	1000
CMT8602C-K	5700	13V	-40 to 125°C	/	SOW14	1000
CMT8602C-N	3750	13V	-40 to 125°C	/	SOP16	3000

Please visit www.hoperf.com for more product/product line information.

Please contact sales@hoperf.com or your local sales representative for sales or pricing requirements.

Part Number Naming Rule:



9 Packaging Information

The packaging information of the CMT8602X is shown in the figure below.




Figure 9-1. SOW 16 Packaging




Figure 9-2. SOW 14 Packaging

Table 9-1. SOW16/SOW14 Packaging Scale

Symbol	Scale (mm)		
	Min.	Typ.	Max.
A	-	-	2.65
A1	-	0.10	-
b	0.31	-	0.51
c	0.10	-	0.33
D	10.1	-	10.50
E	9.97	-	10.63
E1	7.40	-	7.60
e	1.27		
L	0.40	-	1.27
L1	1.40		
θ	0	-	8°




Figure 9-3. SOP 16 Packaging

Table 9-2. SOP16 Packaging Scale

符号	尺寸 (毫米 mm)		
	最小值	典型值	最大值
A	-	-	1.75
A1	0.10	-	0.25
b	0.36	-	0.49
c	0.19	-	0.25
D	9.80	9.90	10.0
E	5.80	-	6.20
E1	3.80	3.90	4.00
e	1.27		
L	0.40	-	1.00
L1	1.05		
θ	0	-	8°

10Revise History

Table 10-1. Revise History Records

Version No.	Chapter	Description	Date
0.1	All	Initial version	2024-03-27

HOPERF Confidential

11 Contacts

Shenzhen Hope Microelectronics Co., Ltd.

Address: 30th floor of 8th Building, C Zone, Vanke Cloud City, Xili Sub-district, Nanshan, Shenzhen, GD, P.R. China

Tel: +86-755-82973805 / 4001-189-180

Fax: +86-755-82973550

Post 518052

Code:

Sales: sales@hoperf.com

Website: www.hoperf.com

Copyright. Shenzhen Hope Microelectronics Co., Ltd. All rights are reserved.

The information furnished by HOPERF is believed to be accurate and reliable. However, no responsibility is assumed for inaccuracies and specifications within this document are subject to change without notice. The material contained herein is the exclusive property of HOPERF and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of HOPERF. HOPERF products are not authorized for use as critical components in life support devices or systems without express written approval of HOPERF. The HOPERF logo is a registered trademark of Shenzhen Hope Microelectronics Co., Ltd. All other names are the property of their respective owners.